

FIGURE 1




FIGURE 2




FIGURE 3

Debugging Resource - 122




FIGURE 4A





FIGURE 4B






FIGURE 5B

FIGURE 5A




FIGURE 6A





FIGURE 6B

FIGURE 7

Emulation IC - 120








FIGURE 8A

FIGURE 8B

Clock Cycle 3




FIGURE 8C

FIGURE 9A

Emulation IC - 120




FIGURE 9B




FIGURE 10




FIGURE 11

